Siemens EDA and TSMC partner to advance 3D IC Design

14/08/2025

As the semiconductor industry continues to push the boundaries of innovation, the need for advanced 3D IC design solutions has become increasingly critical. 3D IC designs will power the next-generation of semiconductor design and foster AI innovation. Siemens EDA, as a member of the 3DFabric Alliance, is proud to collaborate with TSMC to address the challenges and opportunities presented by this emerging technology.

At the recent TSMC Open Innovation Platform (OIP) symposium, John Ferguson, a senior product management director for Calibre, discussed the company’s latest collaboration with TSMC on 3D IC design enablement. This partnership aims to provide designers with the tools and technologies needed to create complex, high-performance 3D ICs.

Siemens EDA supports TSMC’s 3Dblox

3Dblox is a standard developed by TSMC to streamline and modularize the design of 3D ICs. It’s unified framework for representing the physical and logical aspects of 3D IC designs helps designers work with different 3D IC configurations and technologies. By standardizing the design flow, 3Dblox accelerates the development of advanced 3D ICs and reduce time-to-market. TSMC is working with IEEE to make 3Dblox a publicly available standard, which will further boost growth in the 3D IC design ecosystem. Siemens EDA fully supports TSMC’s 3Dblox platform through our advanced 3D IC design tools and methodologies.

The future of 3D IC design

As AI chips become larger and more complex, the industry requires a collaborative approach to advance 3D IC design. By working together, TSMC and Siemens EDA are committed to addressing the challenges and seizing the opportunities presented by the 3D IC market. This partnership will help shape the future of semiconductor design and enable the development of groundbreaking innovations. “The opportunity and challenge of the true 3D IC market is daunting. It will take both TSMC and Siemens, and frankly the rest of the semiconductor ecosystem, for us to be successful,” – John Ferguson.

(Source: Siemens)

Read more:

Contact us for free and detailed advice:

 

  • Valor NPI

    Opportunity to try Valor NPI for free 30 days
    Valor NPI for any EDA flow trial to eliminate potential manufacturing issues early. Start your trial in minutes Explore the…
  • Calibre Auto-Waivers
    The Calibre Auto-Waivers tool provides fast, accurate, automated recognition, removal, and tracking of waived design rule violations during DRC. It…
  • Calibre nmDRC Recon
    The Calibre nmDRC Recon technology reduces iteration and debug time by minimizing the rules and data required for DRC in…
  • Calibre Pattern Matching
    At Calibre Pattern Matching, SoC designers must balance customization of SRAM for better performance against potential impacts on yield. Enhancing…
  • The Missing Piece for Chiplet Success
    Chiplets are revolutionizing the semiconductor industry, enabling unprecedented levels of integration, performance, and flexibility. By breaking complex designs into smaller,…
  • Calibre Multi-Patterning
    Comprehensive industry-leading technology for Calibre multi-patterning decomposition, verification, and error debugging. Supports all major foundry methodologies and processes, and provides…

Information technology software

Trending software